Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: kt1 Download
 Description: Controlled 100 hex reversible counter FPGA-based operating environment maxplus
 Downloaders recently: [More information of uploader 58438]
 To Search:
File list (Check if you may need any files):
kt1
...\bcd2seg7.acf
...\bcd2seg7.gdf
...\bcd2seg7.hif
...\bcd2seg7.mmf
...\bcd2seg7.sym
...\bcd2seg7g.acf
...\bcd2seg7g.hif
...\bcd7g.acf
...\bcd7g.hif
...\bcd7g.mmf
...\BCD7G.sym
...\BCD7G.VHD
...\c100.acf
...\c100.fit
...\c100.hex
...\c100.hif
...\c100.mmf
...\c100.ndb
...\c100.pin
...\c100.pof
...\c100.rpt
...\c100.scf
...\c100.snf
...\c100.sof
...\c100.sym
...\c100.ttf
...\c100.v
...\c100a.acf
...\c100a.hif
...\c100a.mmf
...\c100a.scf
...\cps.acf
...\cps.hif
...\cps.mmf
...\CPS.sym
...\CPS.VHD
...\LIB.DLS
...\mux4x8x1.acf
...\mux4x8x1.fit
...\mux4x8x1.hex
...\mux4x8x1.hif
...\mux4x8x1.mmf
...\mux4x8x1.ndb
...\mux4x8x1.pin
...\mux4x8x1.pof
...\mux4x8x1.rpt
...\mux4x8x1.snf
...\mux4x8x1.sof
...\MUX4X8X1.sym
...\mux4x8x1.ttf
...\MUX4X8X1.VHD
...\result.acf
...\result.fit
...\result.gdf
...\result.hex
...\result.hif
...\result.mmf
...\result.ndb
...\result.pin
...\result.pof
...\result.rpt
...\result.snf
...\result.sof
...\result.ttf
...\U1378283.DLS
...\U2790905.DLS
...\U4378085.DLS
...\U4547524.DLS
...\U6118487.DLS
...\U6167378.DLS
...\U6267620.DLS
...\U7337890.DLS
...\U8717158.DLS
...\U8724578.DLS
...\管脚分配1.bmp
...\管脚分配2.bmp
...\管脚分配3.bmp
...\管脚分配4.bmp
...\管脚分配5.bmp
...\输出.png
    

CodeBus www.codebus.net