Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dclock Download
 Description: Digital stopwatch design: the design timing range of 0.01-1h digital stopwatch program is divided into three divider, counting and display module
 Downloaders recently: [More information of uploader wl.8973]
 To Search:
File list (Check if you may need any files): 
dclock.vwf
dclock.qpf
dclock.v

CodeBus www.codebus.net