Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Timing1111_Symcronization Download
 Description: Time synchronization module written in Verilog, bit synchronization issues under ISE12.2 compiled by
 Downloaders recently: [More information of uploader hlayumi1234]
 To Search:
File list (Check if you may need any files):
Timing_Symcronization\Timing_Symcronization\Correlating_and_Accumulating.v
.....................\.....................\iseconfig\Time_Syncronization.xreport
.....................\.....................\.........\Timing_Symcronization.projectmgr
.....................\.....................\Magnitude_Simplified_Computing.v
.....................\.....................\Match_Filtering.v
.....................\.....................\Peak_Finding.v
.....................\.....................\Quantization.v
.....................\.....................\Simple_Correlation.v
.....................\.....................\Symbol_Output.v
.....................\.....................\Time_Syncronization.v
.....................\.....................\Time_Syncronization_summary.html
.....................\.....................\Timing_Symcronization.gise
.....................\.....................\Timing_Symcronization.ise_ISE_Backup
.....................\.....................\Timing_Symcronization.restore
.....................\.....................\Timing_Symcronization.xise
.....................\.....................\Timing_Symcronization_ise12migration.zip
.....................\.....................\_xmsgs\pn_parser.xmsgs
.....................\.....................\__ISE_repository_Timing_Symcronization.ise_.lock
.....................\.....................\Timing_Symcronization_xdb\tmp
.....................\.....................\iseconfig
.....................\.....................\Timing_Symcronization_xdb
.....................\.....................\_xmsgs
.....................\Timing_Symcronization
Timing_Symcronization
    

CodeBus www.codebus.net