Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: A7105-Datasheet-v1.1 Download
 Description: 0.0 Initial issue. 0.1 Modified specification and add section for TX power setting 0.2 Add top marking info., reflow profile, Carry tape & reel dimensi 0.3 Modify description of state machine and FIFO mode Rename IRQS1/IRQS2 to GIO1S/GIO2S Rename GPIO1/GPIO2 to GIO1/GIO2 Add Easy FIFO mode, Segment FIFO mode Delete thermal sensor function/external voltage measuremen Delete TWWS function Add State diagram of quick/normal/power saving FIFO mode Add State diagram of Direct mode Rename Master Clock FCSCK to FMCLK Modify data rate support from 1K~500K to 2K ~ 500K 1.0 Revise description of state machine and FIFO mode Remove un-necessary components of application circuit Add RSSI curve Add layout guidance 1.1 Revise min. operation voltage from 1.9V to 2.0V Revise typical TX current (0dBm) from 19mA to 20mA
 To Search:
File list (Check if you may need any files):
说明.txt
    

CodeBus www.codebus.net