Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Traffic-lights-program Download
 Description: The design of a traffic signal control circuits. Requirements: 1, main roads and branch roads alternately release, the main road each release of 30 seconds, the branch roads each release of 20 seconds. 2, each time the green light change when the red light, yellow light on for 5 seconds, then the original red light unchanged. Three decimal digits (counting) shows the release and waiting time.
 Downloaders recently: [More information of uploader huwei_hong]
 To Search:
File list (Check if you may need any files):
Traffic lights program.doc
    

CodeBus www.codebus.net