Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: leading-zero Download
 Description: 32 registers a leading zero number of counts, a simple procedure
 Downloaders recently: [More information of uploader 23380340]
 To Search:
File list (Check if you may need any files): 
leading zero\lz.v.bak
............\lz_32.v
............\lz_8.v
leading zero

CodeBus www.codebus.net