Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART_final Download
 Description: Using vhdl hardware description language, simulated UART asynchronous serial interface common means of communication, the actual test in fpga, communication performance is good, there is some reference value of learning!
 Downloaders recently: [More information of uploader adijiang205]
 To Search:
File list (Check if you may need any files):
UART_final\Block1.bdf
..........\buffercontrol.vwf
..........\buffercontrol1.bsf
..........\buffercontrol1.vhd
..........\buffercontrol1.vhd.bak
..........\datachoose.bsf
..........\datachoose.vhd
..........\datachoose.vhd.bak
..........\.b\add_sub_05h.tdf
..........\..\add_sub_15h.tdf
..........\..\add_sub_1gh.tdf
..........\..\add_sub_35h.tdf
..........\..\add_sub_75h.tdf
..........\..\add_sub_lkc.tdf
..........\..\add_sub_mkc.tdf
..........\..\add_sub_sfh.tdf
..........\..\add_sub_tfh.tdf
..........\..\add_sub_u4h.tdf
..........\..\add_sub_ufh.tdf
..........\..\add_sub_vfh.tdf
..........\..\altsyncram_0bq1.tdf
..........\..\altsyncram_48p3.tdf
..........\..\altsyncram_4kq1.tdf
..........\..\altsyncram_88p3.tdf
..........\..\altsyncram_k1p3.tdf
..........\..\altsyncram_khq1.tdf
..........\..\altsyncram_oap3.tdf
..........\..\altsyncram_s7p3.tdf
..........\..\altsyncram_vif1.tdf
..........\..\alt_u_div_g5f.tdf
..........\..\alt_u_div_m2f.tdf
..........\..\alt_u_div_o5f.tdf
..........\..\alt_u_div_s2f.tdf
..........\..\alt_u_div_s5f.tdf
..........\..\a_dpfifo_2h81.tdf
..........\..\cmpr_5cc.tdf
..........\..\cmpr_6cc.tdf
..........\..\cmpr_8cc.tdf
..........\..\cmpr_9cc.tdf
..........\..\cmpr_ccc.tdf
..........\..\cmpr_ldc.tdf
..........\..\cmpr_vn8.tdf
..........\..\cntr_02j.tdf
..........\..\cntr_0fi.tdf
..........\..\cntr_1ci.tdf
..........\..\cntr_7ai.tdf
..........\..\cntr_cjb.tdf
..........\..\cntr_djb.tdf
..........\..\cntr_e0j.tdf
..........\..\cntr_gui.tdf
..........\..\cntr_kdi.tdf
..........\..\cntr_m4j.tdf
..........\..\cntr_pj7.tdf
..........\..\cntr_qbi.tdf
..........\..\cntr_rbi.tdf
..........\..\cntr_sbi.tdf
..........\..\cntr_v1j.tdf
..........\..\decode_rqf.tdf
..........\..\lpm_divide_1gm.tdf
..........\..\lpm_divide_68m.tdf
..........\..\lpm_divide_gem.tdf
..........\..\lpm_divide_jem.tdf
..........\..\lpm_divide_tfm.tdf
..........\..\mux_3nc.tdf
..........\..\mux_7oc.tdf
..........\..\mux_8oc.tdf
..........\..\mux_aoc.tdf
..........\..\mux_d3d.tdf
..........\..\mux_dqc.tdf
..........\..\mux_eoc.tdf
..........\..\mux_ioc.tdf
..........\..\mux_joc.tdf
..........\..\mux_ooc.tdf
..........\..\prev_cmp_UART.asm.qmsg
..........\..\prev_cmp_UART.fit.qmsg
..........\..\prev_cmp_UART.map.qmsg
..........\..\prev_cmp_UART.merge.qmsg
..........\..\prev_cmp_UART.qmsg
..........\..\prev_cmp_UART.sim.qmsg
..........\..\prev_cmp_UART.tan.qmsg
..........\..\scfifo_ra81.tdf
..........\..\sign_div_unsign_7nh.tdf
..........\..\sign_div_unsign_bnh.tdf
..........\..\sign_div_unsign_dnh.tdf
..........\..\sign_div_unsign_qlh.tdf
..........\..\sign_div_unsign_tlh.tdf
..........\..\UART.asm.qmsg
..........\..\UART.asm_labs.ddb
..........\..\UART.cbx.xml
..........\..\UART.cmp.bpm
..........\..\UART.cmp.cdb
..........\..\UART.cmp.ecobp
..........\..\UART.cmp.hdb
..........\..\UART.cmp.kpt
..........\..\UART.cmp.logdb
..........\..\UART.cmp.rdb
..........\..\UART.cmp.tdb
..........\..\UART.cmp0.ddb
..........\..\UART.cmp2.ddb
..........\..\UART.cmp_merge.kpt
    

CodeBus www.codebus.net