Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: count Download
 Description: Variable counter mold design (1) design set a control bit M, requires M = 0: mode 23 count M = 1: mode 109 count. (2) counts with static digital display, display BCD code. (3) gives the design of the simulation waveforms
 Downloaders recently: [More information of uploader guo00110211]
 To Search:
File list (Check if you may need any files):
count.doc
    

CodeBus www.codebus.net