Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: led Download
 Description: architecture one of led is type states is(s0,s1,s2,s3) ------- signal present :states signal q1:std_logic_vector(7 downto 0) signal count:std_logic_vector(3 downto 0)
 Downloaders recently: [More information of uploader 30909949]
 To Search:
File list (Check if you may need any files): 
led.txt

CodeBus www.codebus.net