Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EDA-fenpinqi Download
 Description: Multi-level divider graphic design, frequency input frequency of 10 MHz, the output frequency of 1 Hz. Divider top-level design of graphics files, for example, graphics files of the module design.
 Downloaders recently: [More information of uploader fanjun2126]
 To Search:
File list (Check if you may need any files):
EDA实验报告一 计科0903 陈勍 2009011153\EDA实验报告一 计科0903 陈勍 2009011153.doc
......................................\fa.acf
......................................\fa.gdf
......................................\fa.sym
......................................\faa.acf
......................................\faa.gdf
......................................\faa.sym
EDA实验报告一 计科0903 陈勍 2009011153
    

CodeBus www.codebus.net