Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SecondDelay Download
 Description: verilog source code，to implement the second counter, with the second number as a parameter.
 Downloaders recently: [More information of uploader lihaihua]
 To Search:
File list (Check if you may need any files): 
SecondDelay.v

CodeBus www.codebus.net