Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 4Verilog-FIFO Download
  • Category:
  • ADO-ODBC
  • Tags:
  • [Text]
  • File Size:
  • 2kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • gymqing
 Description: This example describes a synthesizable implementation of a FIFO. The FIFO depth and FIFO width in bits can be modified by simply changing the value of two parameters, `FWIDTH and `FDEPTH. For this example, the FIFO depth is 4 and the FIFO width is 32 bits. The input/output ports of the FIFO are shown in Figure F-1. Figure F-1. FIFO Input/Output Ports
 Downloaders recently: [More information of uploader gymqing]
 To Search:
File list (Check if you may need any files):
4Verilog FIFO.txt
    

CodeBus www.codebus.net