Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: a timer programed with Verilog
 Downloaders recently: [More information of uploader bemyself.1987]
 To Search:
File list (Check if you may need any files):
clock\clk.bgn
.....\clk.bit
.....\clk.bld
.....\clk.cmd_log
.....\clk.drc
.....\clk.lso
.....\clk.ncd
.....\clk.ngc
.....\clk.ngd
.....\clk.ngr
.....\clk.pad
.....\clk.par
.....\clk.pcf
.....\clk.prj
.....\clk.ptwx
.....\clk.stx
.....\clk.syr
.....\clk.twr
.....\clk.twx
.....\clk.ucf
.....\clk.unroutes
.....\clk.ut
.....\clk.v
.....\clk.xpi
.....\clk.xst
.....\clk_bitgen.xwbt
.....\clk_envsettings.html
.....\clk_guide.ncd
.....\clk_map.map
.....\clk_map.mrp
.....\clk_map.ncd
.....\clk_map.ngm
.....\clk_map.xrpt
.....\clk_ngdbuild.xrpt
.....\clk_pad.csv
.....\clk_pad.txt
.....\clk_par.xrpt
.....\clk_summary.html
.....\clk_summary.xml
.....\clk_usage.xml
.....\clk_xst.xrpt
.....\clock.gise
.....\clock.v
.....\clock.xise
.....\delay.v
.....\display.bld
.....\display.ncd
.....\display.ngd
.....\display.pad
.....\display.par
.....\display.pcf
.....\display.ptwx
.....\display.twr
.....\display.twx
.....\display.unroutes
.....\display.v
.....\display.xpi
.....\display_guide.ncd
.....\display_map.map
.....\display_map.mrp
.....\display_map.ncd
.....\display_map.ngm
.....\display_map.xrpt
.....\display_ngdbuild.xrpt
.....\display_pad.csv
.....\display_pad.txt
.....\display_par.xrpt
.....\display_summary.xml
.....\display_usage.xml
.....\iseconfig\clk.xreport
.....\.........\clock.projectmgr
.....\.........\clock.xreport
.....\.........\display.xreport
.....\key.v
.....\pa.fromNetlist.tcl
.....\planAhead.ngc2edif.log
.....\........._run_1\clock.data\constrs_1\designprops.xml
.....\...............\..........\.........\fileset.xml
.....\...............\..........\.........\usercols.xml
.....\...............\..........\runs\impl_1.psg
.....\...............\..........\....\runs.xml
.....\...............\..........\sources_1\chipscope.xml
.....\...............\..........\.........\fileset.xml
.....\...............\..........\.........\hd.xml
.....\...............\..........\.........\ports.xml
.....\...............\..........\wt\webtalk_pa.xml
.....\...............\clock.ppr
.....\...............\planAhead.jou
.....\...............\planAhead.log
.....\...............\planAhead_run.log
.....\second.v
.....\usage_statistics_webtalk.html
.....\webtalk.log
.....\webtalk_pn.xml
.....\xlnx_auto_0_xdb\cst.xbcd
.....\.st\work\hdllib.ref
.....\...\....\vlg1C\second.bin
.....\...\....\....E\display.bin
.....\...\....\...20\clock.bin
.....\...\....\...32\clk.bin
    

CodeBus www.codebus.net