Description:
Communication between FPGA and PCI9054 in QuartusII IDE.Implementation for the timing of handshake signals such as lhold, lholda, ads,blast,lbe,lwr etc.according to the specification of PCI9054 and fullfil the function of reading/writing data from/to local address of FPGA through PCI bus.
To Search:
File list (Check if you may need any files):
pcirw.vhd