Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD-converter-analog-simulation-- Download
  • Category:
  • JavaScript
  • Tags:
  • File Size:
  • 38kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • 820951572
 Description: AD converter analog simulation Write control word, again through the communication registers on Settings registers, clock registers visit. Write control words respectively in H and 40 H, FFH, said AD crystals 2. 4576 MHz, the frequency of updates 60 times/s, the calibration model, differential input.
 Downloaders recently: [More information of uploader 820951572]
 To Search:
File list (Check if you may need any files):
WordDocument
1Table
Data
[1]CompObj
[5]DocumentSummaryInformation
[5]SummaryInformation
    

CodeBus www.codebus.net