Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: div Download
 Description: Can a single bit to judge the number of input is divisible by 7 , if divisible , the flag is 1 , otherwise set to 0
 Downloaders recently: [More information of uploader lsz670687308]
 To Search:
File list (Check if you may need any files): 
div\div7.v
...\div7_tb.v
div

CodeBus www.codebus.net