Description: Verilog HDL logic and computer design basic experiment all test reports, including registers, timers, full adder, synchronous sequential circuits, decoders and other experiments.
To Search:
File list (Check if you may need any files):
逻辑与计算机设计基础实验
........................\实验02.doc
........................\实验03.doc
........................\实验05.doc
........................\实验06.doc
........................\实验07.doc
........................\实验08.doc
........................\实验09.doc
........................\实验10.doc
........................\实验11.doc
........................\实验报告0.doc
........................\实验报告1.doc
Download