Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: Counter VHDL programming code
 Downloaders recently: [More information of uploader zsf4739]
 To Search:
File list (Check if you may need any files):
01-计数器\Block1.bdf
.........\counter.bsf
.........\counter.vhd
.........\counter_1s.asm.rpt
.........\counter_1s.bdf
.........\counter_1s.cdf
.........\counter_1s.done
.........\counter_1s.fit.rpt
.........\counter_1s.fit.smsg
.........\counter_1s.fit.summary
.........\counter_1s.flow.rpt
.........\counter_1s.map.rpt
.........\counter_1s.map.summary
.........\counter_1s.pin
.........\counter_1s.pof
.........\counter_1s.qpf
.........\counter_1s.qsf
.........\counter_1s.qws
.........\counter_1s.sim.rpt
.........\counter_1s.sof
.........\counter_1s.tan.rpt
.........\counter_1s.tan.summary
.........\counter_1s.vwf
.........\counter_sim.vhd
.........\db\add_sub_koh.tdf
.........\..\counter_1s.asm.qmsg
.........\..\counter_1s.asm.rdb
.........\..\counter_1s.cbx.xml
.........\..\counter_1s.cmp.kpt
.........\..\counter_1s.cmp.rdb
.........\..\counter_1s.cmp2.ddb
.........\..\counter_1s.db_info
.........\..\counter_1s.eco.cdb
.........\..\counter_1s.eds_overflow
.........\..\counter_1s.fit.qmsg
.........\..\counter_1s.fnsim.cdb
.........\..\counter_1s.fnsim.hdb
.........\..\counter_1s.fnsim.qmsg
.........\..\counter_1s.hier_info
.........\..\counter_1s.hif
.........\..\counter_1s.lpc.html
.........\..\counter_1s.lpc.rdb
.........\..\counter_1s.lpc.txt
.........\..\counter_1s.map.cdb
.........\..\counter_1s.map.hdb
.........\..\counter_1s.map.logdb
.........\..\counter_1s.map.qmsg
.........\..\counter_1s.pre_map.cdb
.........\..\counter_1s.pre_map.hdb
.........\..\counter_1s.rtlv.hdb
.........\..\counter_1s.rtlv_sg.cdb
.........\..\counter_1s.rtlv_sg_swap.cdb
.........\..\counter_1s.sgdiff.cdb
.........\..\counter_1s.sgdiff.hdb
.........\..\counter_1s.sim.hdb
.........\..\counter_1s.sim.qmsg
.........\..\counter_1s.sim.rdb
.........\..\counter_1s.simfam
.........\..\counter_1s.sim_ori.vwf
.........\..\counter_1s.sld_design_entry.sci
.........\..\counter_1s.sld_design_entry_dsc.sci
.........\..\counter_1s.smart_action.txt
.........\..\counter_1s.syn_hier_info
.........\..\counter_1s.tan.qmsg
.........\..\counter_1s.tis_db_list.ddb
.........\..\logic_util_heursitic.dat
.........\..\prev_cmp_counter_1s.asm.qmsg
.........\..\prev_cmp_counter_1s.fit.qmsg
.........\..\prev_cmp_counter_1s.map.qmsg
.........\..\prev_cmp_counter_1s.qmsg
.........\..\prev_cmp_counter_1s.sim.qmsg
.........\..\prev_cmp_counter_1s.tan.qmsg
.........\..\wed.wsf
.........\div_sim.bsf
.........\incremental_db\compiled_partitions\counter_1s.root_partition.map.kpt
.........\..............\README
.........\Waveform1.vwf
.........\incremental_db\compiled_partitions
.........\db
.........\incremental_db
01-计数器
    

CodeBus www.codebus.net