Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 10fenpingqi Download
 Description: 1, respectively, with IF statements and CASE statements set to design a 10 divider. 2, the design of a 24-band additive counter. 3, design a 4 down counter enable end control. 4, a 3-8 decoder circuit design with a case statement 5, using the CASE statement to design a common anode seven-segment decoder circuit. 6, a known input signal for 6MHZ now output 2HZ signal, respectively, if statements and CASE statements designed to achieve the functionality of the circuit 7, the known input signal 9HZ, now output 2HZ signal, respectively, if statements and CASE statements designed to achieve the functionality of the circuit
 To Search:
File list (Check if you may need any files):
10分屏器等.txt
代码列表.txt
    

CodeBus www.codebus.net