Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: stack Download
 Description: Designed with a depth of 64, the word length is 16_bit stack, stack empty, stack full and stack overflow signal. Trial to the way of bi-directional shift register or memory structure of the circuit structure designed to complete the circuit, and explain its characteristics.
 Downloaders recently: [More information of uploader dengxing515]
 To Search:
File list (Check if you may need any files):
adder_1b.v
adder_3b.v
bidirectreg_1_16b.v
bidirectreg_4_16b.v
mux_21_16b.v
mux_21_1b.v
outreg.v
stack.v
stack_tb.v
toppointer.v
模块设计说明.doc
    

CodeBus www.codebus.net