Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_led Download
 Description: 9600 baud rate control of small01,02 each on a bright,03, other is not bright.
 Downloaders recently: [More information of uploader chentuo123]
 To Search:
File list (Check if you may need any files):
uart_led
........\.lso
........\APLL.vhd
........\APLL.xaw
........\APLL_arwz.ucf
........\compxlib.cfg
........\compxlib.log
........\control_led.bld
........\control_led.cmd_log
........\control_led.lso
........\control_led.ncd
........\control_led.ngc
........\control_led.ngd
........\control_led.ngr
........\control_led.pad
........\control_led.par
........\control_led.pcf
........\control_led.prj
........\control_led.spl
........\control_led.stx
........\control_led.sym
........\control_led.syr
........\control_led.twr
........\control_led.twx
........\control_led.ucf
........\control_led.unroutes
........\control_led.vhd
........\control_led.xpi
........\control_led.xst
........\control_led_fpe.prj
........\control_led_guide.ncd
........\control_led_map.map
........\control_led_map.mrp
........\control_led_map.ncd
........\control_led_map.ngm
........\control_led_pad.csv
........\control_led_pad.txt
........\control_led_prev_built.ngd
........\control_led_summary.html
........\control_led_summary.xml
........\control_led_usage.xml
........\control_led_vhdl.prj
........\model.list
........\modelsim.ini
........\netgen
........\......\par
........\......\...\control_led_timesim.nlf
........\......\...\control_led_timesim.sdf
........\......\...\control_led_timesim.vhd
........\pepExtractor.prj
........\timing.twr
........\transcript
........\uart_bench.vhd
........\uart_bench_vhd.fdo
........\uart_bench_vhd.tdo
........\uart_bench_vhd.udo
........\uart_led.ise
........\uart_led.ise_ISE_Backup
........\uart_led.ntrc_log
........\uart_test.prj
........\uart_test.spl
........\uart_test.stx
........\uart_test.sym
........\uart_test.vhd
........\uart_test.xst
........\uart_test_vhdl.prj
........\vsim.wlf
........\work
........\....\apll
........\....\....\behavioral.asm
........\....\....\behavioral.dat
........\....\....\_primary.dat
........\....\control_led
........\....\...........\behavioral.asm
........\....\...........\behavioral.dat
........\....\...........\structure.asm
........\....\...........\structure.dat
........\....\...........\_primary.dat
........\....\uart_bench_vhd
........\....\..............\behavior.asm
........\....\..............\behavior.dat
........\....\..............\_primary.dat
........\....\uart_test
........\....\.........\behavioral.asm
........\....\.........\behavioral.dat
........\....\.........\_primary.dat
........\....\_info
........\xaw2vhdl.log
........\xst
........\...\dump.xst
........\...\........\control_led.prj
........\...\........\...............\ngx
........\...\........\...............\...\notopt
........\...\........\...............\...\opt
........\...\........\...............\ntrc.scr
........\...\file graph
........\...\projnav.tmp
........\...\work
........\...\....\hdllib.ref
........\...\....\hdpdeps.ref
    

CodeBus www.codebus.net