Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FPGA_VHDL_Clock Download
 Description: The QuartusII the VHDL hardware description language used to write a simple little clock set the alarm, set time, set the alarm clock the length of the function
 Downloaders recently: [More information of uploader ssongmu]
 To Search:
File list (Check if you may need any files):
Clock_modi
..........\Clock.asm.rpt
..........\Clock.bdf
..........\Clock.done
..........\Clock.fit.rpt
..........\Clock.fit.smsg
..........\Clock.fit.summary
..........\Clock.flow.rpt
..........\Clock.map.rpt
..........\Clock.map.summary
..........\Clock.pin
..........\Clock.pof
..........\Clock.qpf
..........\Clock.qsf
..........\Clock.qws
..........\Clock.sim.rpt
..........\Clock.sof
..........\Clock.tan.rpt
..........\Clock.tan.summary
..........\Clock.vwf
..........\ClockBCD.bsf
..........\ClockBCD.vhd
..........\ClockBCD.vhd.bak
..........\ClockBCD.vwf
..........\ClockControl.bsf
..........\ClockControl.vhd
..........\ClockControl.vhd.bak
..........\ClockControl.vwf
..........\ClockDate.bsf
..........\ClockDate.vhd
..........\ClockDate.vhd.bak
..........\ClockDate.vwf
..........\ClockDisplay.bsf
..........\ClockDisplay.vhd
..........\ClockDisplay.vhd.bak
..........\ClockDisplay.vwf
..........\ClockFenWei.bsf
..........\ClockFenWei.vhd
..........\ClockFenWei.vhd.bak
..........\ClockState.bsf
..........\ClockState.vhd
..........\ClockState.vhd.bak
..........\ClockState.vwf
..........\ClockWork.bsf
..........\ClockWork.vhd
..........\ClockWork.vhd.bak
..........\ClockWork.vwf
..........\db
..........\..\add_sub_2rh.tdf
..........\..\add_sub_3dc.tdf
..........\..\add_sub_3rh.tdf
..........\..\add_sub_4dc.tdf
..........\..\add_sub_5dc.tdf
..........\..\add_sub_5rh.tdf
..........\..\add_sub_6dc.tdf
..........\..\add_sub_6rh.tdf
..........\..\add_sub_7dc.tdf
..........\..\add_sub_7rh.tdf
..........\..\add_sub_8dc.tdf
..........\..\add_sub_8rh.tdf
..........\..\alt_u_div_0oe.tdf
..........\..\alt_u_div_2oe.tdf
..........\..\alt_u_div_3oe.tdf
..........\..\alt_u_div_6oe.tdf
..........\..\Clock.ace_cmp.bpm
..........\..\Clock.ace_cmp.cdb
..........\..\Clock.ace_cmp.ecobp
..........\..\Clock.ace_cmp.hdb
..........\..\Clock.asm.qmsg
..........\..\Clock.asm.rdb
..........\..\Clock.cbx.xml
..........\..\Clock.cmp.bpm
..........\..\Clock.cmp.cdb
..........\..\Clock.cmp.ecobp
..........\..\Clock.cmp.hdb
..........\..\Clock.cmp.kpt
..........\..\Clock.cmp.logdb
..........\..\Clock.cmp.rdb
..........\..\Clock.cmp.tdb
..........\..\Clock.cmp0.ddb
..........\..\Clock.cmp_merge.kpt
..........\..\Clock.db_info
..........\..\Clock.eco.cdb
..........\..\Clock.eds_overflow
..........\..\Clock.fit.qmsg
..........\..\Clock.fnsim.cdb
..........\..\Clock.fnsim.hdb
..........\..\Clock.fnsim.qmsg
..........\..\Clock.hier_info
..........\..\Clock.hif
..........\..\Clock.lpc.html
..........\..\Clock.lpc.rdb
..........\..\Clock.lpc.txt
..........\..\Clock.map.bpm
..........\..\Clock.map.cdb
..........\..\Clock.map.ecobp
..........\..\Clock.map.hdb
..........\..\Clock.map.kpt
..........\..\Clock.map.logdb
..........\..\Clock.map.qmsg
    

CodeBus www.codebus.net