Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RTL Download
 Description: Frequency detection module, the stop detection can be set to 10K to 100K, low-frequency detection 1M, high-frequency detection 5M. For 7816 communication module
 Downloaders recently: [More information of uploader njusj]
 To Search:
File list (Check if you may need any files): 
testbench.v
FD.v

CodeBus www.codebus.net