Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: atop Download
 Description: The program can measure the frequency of the external frequency meter circuit, including the top-level module and bottom module.
 Downloaders recently: [More information of uploader 997571073]
 To Search:
File list (Check if you may need any files):
atop\xianshi.bdf
....\xianshi.qpf
....\xianshi.qsf
....\xianshi.done
....\scan_ledb.bsf
....\cnt9999.v
....\dsp_refresh.v
....\cnt9999.bsf
....\dsp_refresh.bsf
....\xianshi.map.summary
....\divton.v
....\divton.bsf
....\scan_ledb.v.bak
....\scan_ledb.v
....\xianshi.map.smsg
....\xianshi.pin
....\xianshi.fit.smsg
....\xianshi.fit.summary
....\xianshi.sof
....\xianshi.dpf
....\xianshi.fit.rpt
....\xianshi.flow.rpt
....\xianshi.sta.summary
....\xianshi.asm.rpt
....\xianshi.sta.rpt
....\xianshi.map.rpt
....\incremental_db\README
....\..............\compiled_partitions\xianshi.root_partition.map.kpt
....\..............\...................\xianshi.root_partition.cmp.logdb
....\..............\...................\xianshi.root_partition.cmp.kpt
....\..............\...................\xianshi.root_partition.cmp.dfp
....\..............\...................\xianshi.root_partition.map.dpi
....\..............\...................\xianshi.root_partition.cmp.re.rcfdb
....\..............\...................\xianshi.root_partition.cmp.rcfdb
....\..............\...................\xianshi.root_partition.cmp.cdb
....\..............\...................\xianshi.root_partition.cmp.hdb
....\..............\...................\xianshi.root_partition.map.cdb
....\..............\...................\xianshi.root_partition.map.hdb
....\db\xianshi.tis_db_list.ddb
....\..\xianshi.db_info
....\..\xianshi.fit.qmsg
....\..\xianshi.rtlv_sg_swap.cdb
....\..\xianshi.cmp.logdb
....\..\xianshi.lpc.txt
....\..\xianshi.lpc.html
....\..\prev_cmp_xianshi.qmsg
....\..\xianshi.smp_dump.txt
....\..\xianshi.map_bb.logdb
....\..\xianshi.eco.cdb
....\..\xianshi.sgdiff.hdb
....\..\prev_cmp_xianshi.map.qmsg
....\..\xianshi.map.qmsg
....\..\xianshi.rtlv.hdb
....\..\prev_cmp_xianshi.fit.qmsg
....\..\prev_cmp_xianshi.asm.qmsg
....\..\xianshi.lpc.rdb
....\..\xianshi.pre_map.cdb
....\..\xianshi.sgdiff.cdb
....\..\xianshi.pre_map.hdb
....\..\xianshi.rtlv_sg.cdb
....\..\xianshi.map.cdb
....\..\prev_cmp_xianshi.sta.qmsg
....\..\xianshi.tiscmp.slow_1200mv_85c.ddb
....\..\logic_util_heursitic.dat
....\..\xianshi.asm.qmsg
....\..\xianshi.cbx.xml
....\..\xianshi.hif
....\..\xianshi.cmp.bpm
....\..\xianshi.map_bb.cdb
....\..\xianshi.map.hdb
....\..\xianshi.map_bb.hdb
....\..\xianshi.smart_action.txt
....\..\xianshi.tiscmp.fastest_slow_1200mv_85c.ddb
....\..\xianshi.sld_design_entry_dsc.sci
....\..\xianshi.cmp.ecobp
....\..\xianshi.map.logdb
....\..\xianshi.cmp.cbp
....\..\xianshi.map.bpm
....\..\xianshi.cmp.cdb
....\..\xianshi.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
....\..\xianshi.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
....\..\xianshi.sta.qmsg
....\..\xianshi.sta.rdb
....\..\xianshi.tiscmp.slow_1200mv_0c.ddb
....\..\xianshi.sld_design_entry.sci
....\..\xianshi.asm.rdb
....\..\xianshi.asm_labs.ddb
....\..\xianshi.tiscmp.fastest_slow_1200mv_0c.ddb
....\..\xianshi.hier_info
....\..\xianshi.syn_hier_info
....\..\xianshi.map.ecobp
....\..\xianshi.map.kpt
....\..\xianshi.cmp_merge.kpt
....\..\xianshi.cmp.kpt
....\..\xianshi.sta_cmp.8_slow_1200mv_85c.tdb
....\..\xianshi.cmp.hdb
....\..\xianshi.tiscmp.fast_1200mv_0c.ddb
....\..\xianshi.cmp.rdb
....\divton.v.bak
....\xianshi.qws
    

CodeBus www.codebus.net