Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CHIAXUNG_1HZ Download
  • Category:
  • Editor
  • Tags:
  • File Size:
  • 1kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • minhtheqn90766
 Description: divided clock from 1 Hz to 50MHz pulse output
 Downloaders recently: [More information of uploader minhtheqn90766]
 To Search:
File list (Check if you may need any files): 
CHIAXUNG_1HZ.vhd

CodeBus www.codebus.net