Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDR2_40 Download
 Description: The red hurricane development version of four generations read the development of memory DDR2 routine fpga developers should have some help, I share up
 Downloaders recently: [More information of uploader 蓝风]
 To Search:
File list (Check if you may need any files):
 

DDR2_40\altmemddr.html
.......\altmemddr.ppf
.......\altmemddr.qip
.......\altmemddr_advisor.ipa
.......\altmemddr_auk_ddr_hp_controller_wrapper.v
.......\altmemddr_controller_phy.v
.......\altmemddr_example_driver.v
.......\altmemddr_example_top.sdc
.......\altmemddr_example_top.v
.......\altmemddr_example_top_1.v
.......\altmemddr_ex_lfsr8.v
.......\altmemddr_phy.html
.......\altmemddr_phy.qip
.......\altmemddr_phy_alt_mem_phy_sequencer_wrapper.v
.......\altmemddr_phy_ddr_pins.tcl
.......\altmemddr_phy_ddr_timing.sdc
.......\altmemddr_phy_report_timing.tcl
.......\altmemddr_pin_assignments.tcl
.......\altpll0.bsf
.......\altpll0.ppf
.......\altpll0.qip
.......\altpll0.v
.......\altpll0_wave0.jpg
.......\altpll0_waveforms.html
.......\altpllpll.ppf
.......\altpllpll.qip
.......\altpllpll.v
.......\alt_mem_phy_sequencer.vhd
.......\auk_ddr2_hp_init.ocp
.......\clock_crossing_bridge.v
.......\cpu.ocp
.......\cpu.sdc
.......\cpu.v
.......\cpu0.bsf
.......\cpu0.ptf
.......\cpu0.ptf.bak
.......\cpu0.ptf.pre_generation_ptf
.......\cpu0.qip
.......\cpu0.sopc
.......\cpu0.sopcinfo
.......\cpu0.v
.......\cpu0_clock_0.v
.......\cpu0_generation_script
.......\cpu0_log.txt
.......\cpu0_setup_quartus.tcl
.......\cpu_ic_tag_ram.mif
.......\cpu_jtag_debug_module_sysclk.v
.......\cpu_jtag_debug_module_tck.v
.......\cpu_jtag_debug_module_wrapper.v
.......\cpu_mult_cell.v
.......\cpu_rf_ram_a.mif
.......\cpu_rf_ram_b.mif
.......\cpu_test_bench.v
.......\helloled.bdf
.......\helloled.qpf
.......\helloled.qsf
.......\helloled.v
.......\helloled.v.bak
.......\jtag_uart.v
.......\onchip_mem.hex
.......\onchip_mem.v
.......\pio.v
.......\pll.sdc
.......\pll.v
.......\sopc_builder_log.txt
.......\timer.v
.......\timer_1.v
.......\helloled_assignment_defaults.qdf
.......\cpu0.html
.......\altmemddr_example_top_2.v
.......\altmemddr_phy_alt_mem_phy_pll.qip
.......\altmemddr_phy_alt_mem_phy_seq_wrapper.v
.......\cpu0.ptf.8.0
.......\cpu_oci_test_bench.v
.......\led_pio.v
.......\cpu0_inst.v
.......\altmemddr_example_top.v.tmp2
.......\altmemddr_example_top_3.v
.......\helloled.map.smsg
.......\helloled.map.summary
.......\helloled.done
.......\helloled.pin
.......\helloled.fit.summary
.......\helloled.dpf
.......\undo_redo.txt
.......\serv_req_info.txt
.......\altmemddr_example_top_4.v
.......\altmemddr_phy_autodetectedpins.tcl
.......\helloled.fit.smsg
.......\helloled_time_limited.sof
.......\helloled.jdi
.......\altmemddr_phy_summary.csv
.......\helloled.map.rpt
.......\altmemddr_example_top_5.v
.......\helloled.flow.rpt
.......\helloled.fit.rpt
.......\helloled.asm.rpt
.......\PLLJ_PLLSPE_INFO.txt
.......\helloled.sta.summary
.......\helloled.sta.rpt
    

CodeBus www.codebus.net