Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: STA_plan_routing Download
 Description: Static timing analysis in digital logic design and layout information.
 Downloaders recently: [More information of uploader yy]
 To Search:
File list (Check if you may need any files): 
 

STA和P&R资料\布局布线详细流程说明111.pdf
............\静态时序分析（Static Timing Analysis）基础及应用.pdf
STA和P&R资料

CodeBus www.codebus.net