Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter16 Download
 Description: 16-bit counter, enable function, you can add and subtract counting, asynchronous clear bits without a finite state machine
 Downloaders recently: [More information of uploader 赵永峰]
 To Search:
File list (Check if you may need any files):
 

counter16.vhd
    

CodeBus www.codebus.net