Description: A clock distribution circuit, the input clock signal CLK, the output signal F0 ~~ F5, the six signal only allowed to have a high level, F0, F2, F4 duration of two CLK, F1, F3, F5 duration of four CLK.
To Search:
File list (Check if you may need any files):
clock\clock.txt
clock
Download