Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dian-zi-shi-zhong Download
 Description: This an electronic clock vhdl program can achieve the simple timing of every minute, which contains a divider, minutes and seconds, the controller and the main program.
 Downloaders recently: [More information of uploader 仝侨]
 To Search:
File list (Check if you may need any files):
 

dian zi shi zhong.doc
    

CodeBus www.codebus.net