Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: v-miao Download
 Description: Verilog stopwatch calculation and display, detailed code and analysis, logic clear, suitable for beginners to learn.
 Downloaders recently: [More information of uploader jim]
 To Search:
File list (Check if you may need any files): 
 

v-miao.txt

CodeBus www.codebus.net