Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Quarts-example Download
 Description: The Quarts instance programming procedures MAX3128A devices. Reference for beginners to use
 Downloaders recently: [More information of uploader w]
 To Search:
File list (Check if you may need any files):
 

CPLD_680_MB_SR\.sopc_builder\install.ptf
..............\db\ddc.asm.qmsg
..............\..\ddc.cbx.xml
..............\..\ddc.cmp.cdb
..............\..\ddc.cmp.hdb
..............\..\ddc.cmp.logdb
..............\..\ddc.cmp.rdb
..............\..\ddc.cmp.tdb
..............\..\ddc.cmp0.ddb
..............\..\ddc.dbp
..............\..\ddc.db_info
..............\..\ddc.eco.cdb
..............\..\ddc.fit.qmsg
..............\..\ddc.hier_info
..............\..\ddc.hif
..............\..\ddc.map.cdb
..............\..\ddc.map.hdb
..............\..\ddc.map.logdb
..............\..\ddc.map.qmsg
..............\..\ddc.pre_map.cdb
..............\..\ddc.pre_map.hdb
..............\..\ddc.psp
..............\..\ddc.rtlv.hdb
..............\..\ddc.rtlv_sg.cdb
..............\..\ddc.rtlv_sg_swap.cdb
..............\..\ddc.sgdiff.cdb
..............\..\ddc.sgdiff.hdb
..............\..\ddc.sld_design_entry.sci
..............\..\ddc.sld_design_entry_dsc.sci
..............\..\ddc.syn_hier_info
..............\..\ddc.tan.qmsg
..............\..\decode_tgf.tdf
..............\..\decode_ugf.tdf
..............\ddc.asm.rpt
..............\ddC.bdf
..............\ddc.cdf
..............\ddc.done
..............\ddc.dpf
..............\ddc.fit.rpt
..............\ddc.fit.summary
..............\ddc.flow.rpt
..............\ddc.map.rpt
..............\ddc.map.summary
..............\ddc.pin
..............\ddc.pof
..............\ddc.qpf
..............\ddc.qsf
..............\ddc.qws
..............\ddc.tan.rpt
..............\ddc.tan.summary
..............\sopc_builder_debug_log.txt
..............\.sopc_builder
..............\db
CPLD_680_MB_SR
    

CodeBus www.codebus.net