Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: 50MHz clock signal at a frequency of 1Hz, to count the 1 Hz square wave signal, and using 4 Siamese digital tube dynamic display
 Downloaders recently: [More information of uploader 君君]
 To Search:
File list (Check if you may need any files): 
 

counter.vhd

CodeBus www.codebus.net