Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xinhao Download
 Description: Simple signal generator can output three waveforms, incremental sawtooth generator module, the sine wave generator module, a square wave generator module, waveform selector module, vhdl
 Downloaders recently: [More information of uploader 沈微]
 To Search:
File list (Check if you may need any files):
 

xinhao\Block1.bdf
......\db\sin.cbx.xml
......\..\sin.cmp.rdb
......\..\sin.dbp
......\..\sin.db_info
......\..\sin.eco.cdb
......\..\sin.hier_info
......\..\sin.hif
......\..\sin.map.cdb
......\..\sin.map.hdb
......\..\sin.map.logdb
......\..\sin.map.qmsg
......\..\sin.pre_map.cdb
......\..\sin.pre_map.hdb
......\..\sin.psp
......\..\sin.rtlv.hdb
......\..\sin.rtlv_sg.cdb
......\..\sin.rtlv_sg_swap.cdb
......\..\sin.sgdiff.cdb
......\..\sin.sgdiff.hdb
......\..\sin.sld_design_entry.sci
......\..\sin.sld_design_entry_dsc.sci
......\..\sin.syn_hier_info
......\signal_select.bsf
......\signal_select.vhd
......\sin.bsf
......\sin.done
......\sin.flow.rpt
......\sin.map.rpt
......\sin.map.summary
......\sin.qpf
......\sin.qsf
......\sin.qws
......\sin.vhd
......\up_zigzag.bsf
......\up_zigzag.vhd
......\xwhappy.bsf
......\xwhappy.vhd
......\db
xinhao
    

CodeBus www.codebus.net