Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zuihou Download
 Description: Digital clock, correction, some of the features of the alarm clock, reset lamp!
 Downloaders recently: [More information of uploader ljd]
 To Search:
File list (Check if you may need any files):
 

zuihou
......\cmp_state.ini
......\db
......\..\add_sub_6m8.tdf
......\..\add_sub_7m8.tdf
......\..\add_sub_8i8.tdf
......\..\add_sub_8m8.tdf
......\..\add_sub_9m8.tdf
......\..\add_sub_am8.tdf
......\..\alt_u_div_vsd.tdf
......\..\lpm_divide_4tf.tdf
......\..\lpm_divide_7lf.tdf
......\..\sign_div_unsign_khg.tdf
......\..\zz.asm.qmsg
......\..\zz.asm_labs.ddb
......\..\zz.cbx.xml
......\..\zz.cmp.cdb
......\..\zz.cmp.hdb
......\..\zz.cmp.logdb
......\..\zz.cmp.rdb
......\..\zz.cmp.tdb
......\..\zz.cmp0.ddb
......\..\zz.db_info
......\..\zz.eco.cdb
......\..\zz.eds_overflow
......\..\zz.fit.qmsg
......\..\zz.hier_info
......\..\zz.hif
......\..\zz.map.cdb
......\..\zz.map.hdb
......\..\zz.map.logdb
......\..\zz.map.qmsg
......\..\zz.pre_map.cdb
......\..\zz.pre_map.hdb
......\..\zz.psp
......\..\zz.rtlv.hdb
......\..\zz.rtlv_sg.cdb
......\..\zz.rtlv_sg_swap.cdb
......\..\zz.sgdiff.cdb
......\..\zz.sgdiff.hdb
......\..\zz.signalprobe.cdb
......\..\zz.sim.hdb
......\..\zz.sim.qmsg
......\..\zz.sim.rdb
......\..\zz.sim.vwf
......\..\zz.sld_design_entry.sci
......\..\zz.sld_design_entry_dsc.sci
......\..\zz.syn_hier_info
......\..\zz.tan.qmsg
......\..\zz_cmp.qrpt
......\..\zz_sim.qrpt
......\zz.asm.rpt
......\zz.cdf
......\zz.done
......\zz.fit.eqn
......\zz.fit.rpt
......\zz.fit.summary
......\zz.flow.rpt
......\zz.map.eqn
......\zz.map.rpt
......\zz.map.summary
......\zz.pin
......\zz.pof
......\zz.qpf
......\zz.qsf
......\zz.qws
......\zz.sim.rpt
......\zz.sof
......\zz.tan.rpt
......\zz.tan.summary
......\zz.v
......\zz.vwf
    

CodeBus www.codebus.net