Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: fpga electronic clock on the digital display, set the time function. Displayed every second.
 Downloaders recently: [More information of uploader zhangyinfeng]
 To Search:
File list (Check if you may need any files):
 

clock\clock.asm.rpt
.....\clock.done
.....\clock.eda.rpt
.....\clock.fit.rpt
.....\clock.fit.summary
.....\clock.flow.rpt
.....\clock.map.rpt
.....\clock.map.summary
.....\clock.pin
.....\clock.pof
.....\clock.qpf
.....\clock.qsf
.....\clock.qws
.....\clock.sof
.....\clock.tan.rpt
.....\clock.tan.summary
.....\clock.vhd
.....\clock.vhd.bak
.....\counter10.vhd
.....\counter24.vhd
.....\counter24.vhd.bak
.....\counter6.vhd
.....\db\clock.asm.qmsg
.....\..\clock.asm_labs.ddb
.....\..\clock.cbx.xml
.....\..\clock.cmp.bpm
.....\..\clock.cmp.cdb
.....\..\clock.cmp.ecobp
.....\..\clock.cmp.hdb
.....\..\clock.cmp.kpt
.....\..\clock.cmp.logdb
.....\..\clock.cmp.rdb
.....\..\clock.cmp.tdb
.....\..\clock.cmp0.ddb
.....\..\clock.cmp2.ddb
.....\..\clock.cmp_merge.kpt
.....\..\clock.db_info
.....\..\clock.eco.cdb
.....\..\clock.eda.qmsg
.....\..\clock.fit.qmsg
.....\..\clock.hier_info
.....\..\clock.hif
.....\..\clock.lpc.html
.....\..\clock.lpc.rdb
.....\..\clock.lpc.txt
.....\..\clock.map.bpm
.....\..\clock.map.cdb
.....\..\clock.map.ecobp
.....\..\clock.map.hdb
.....\..\clock.map.kpt
.....\..\clock.map.logdb
.....\..\clock.map.qmsg
.....\..\clock.map_bb.cdb
.....\..\clock.map_bb.hdb
.....\..\clock.map_bb.logdb
.....\..\clock.pre_map.cdb
.....\..\clock.pre_map.hdb
.....\..\clock.rtlv.hdb
.....\..\clock.rtlv_sg.cdb
.....\..\clock.rtlv_sg_swap.cdb
.....\..\clock.sgdiff.cdb
.....\..\clock.sgdiff.hdb
.....\..\clock.sld_design_entry.sci
.....\..\clock.sld_design_entry_dsc.sci
.....\..\clock.syn_hier_info
.....\..\clock.tan.qmsg
.....\..\clock.tis_db_list.ddb
.....\..\clock_global_asgn_op.abo
.....\..\prev_cmp_clock.asm.qmsg
.....\..\prev_cmp_clock.eda.qmsg
.....\..\prev_cmp_clock.fit.qmsg
.....\..\prev_cmp_clock.map.qmsg
.....\..\prev_cmp_clock.tan.qmsg
.....\decoder.vhd
.....\incremental_db\compiled_partitions\clock.root_partition.cmp.atm
.....\..............\...................\clock.root_partition.cmp.dfp
.....\..............\...................\clock.root_partition.cmp.hdbx
.....\..............\...................\clock.root_partition.cmp.kpt
.....\..............\...................\clock.root_partition.cmp.logdb
.....\..............\...................\clock.root_partition.cmp.rcf
.....\..............\...................\clock.root_partition.map.atm
.....\..............\...................\clock.root_partition.map.dpi
.....\..............\...................\clock.root_partition.map.hdbx
.....\..............\...................\clock.root_partition.map.kpt
.....\..............\README
.....\simulation\modelsim\clock.sft
.....\..........\........\clock.vho
.....\..........\........\clock_modelsim.xrf
.....\..........\........\clock_vhd.sdo
.....\timing\custom\clock.vho
.....\......\......\clock_vhd.sdo
.....\incremental_db\compiled_partitions
.....\simulation\modelsim
.....\timing\custom
.....\db
.....\incremental_db
.....\simulation
.....\timing
clock
    

CodeBus www.codebus.net