Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilog-example Download
 Description: verilog based experiments, including basketball counter sequence detector
 Downloaders recently: [More information of uploader 吴忠国]
 To Search:
File list (Check if you may need any files):
 

4位加减法源程序.txt
两个三位数相乘.txt
两个三位数相乘管脚分配.txt
两个四位加减法管脚.txt
序列检测及.txt
序列检测计管脚.txt
按键扫描显示.txt
点阵显示.txt
点阵显示管脚分配.txt
篮球30秒计数器.txt
    

CodeBus www.codebus.net