Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EDA4--3 Download
 Description: Achieve the electronic clock information is very comprehensive, curriculum design job, completed high quality.
 Downloaders recently: [More information of uploader 岳凯旋]
 To Search:
File list (Check if you may need any files):
 

EDA4  3
.......\cailing1liangzhu.vhd
.......\clk_beep.bdf
.......\clk_beep.bsf
.......\clock.asm.rpt
.......\clock.cdf
.......\clock.done
.......\clock.dpf
.......\clock.fit.rpt
.......\clock.fit.smsg
.......\clock.fit.summary
.......\clock.flow.rpt
.......\clock.map.rpt
.......\clock.map.summary
.......\clock.merge.rpt
.......\clock.pin
.......\clock.pof
.......\clock.qpf
.......\clock.qsf
.......\clock.qws
.......\clock.sim.rpt
.......\clock.sof
.......\clock.tan.rpt
.......\clock.tan.summary
.......\clock1.bdf
.......\clock1.bsf
.......\clock1.vwf
.......\clock2.bdf
.......\clock_description.txt
.......\comp.bsf
.......\comp.vhd
.......\comp.vwf
.......\db
.......\..\add_sub_4rh.tdf
.......\..\add_sub_msh.tdf
.......\..\add_sub_nsh.tdf
.......\..\add_sub_osh.tdf
.......\..\add_sub_psh.tdf
.......\..\add_sub_qsh.tdf
.......\..\add_sub_rsh.tdf
.......\..\altsyncram_l5v.tdf
.......\..\altsyncram_q1v.tdf
.......\..\altsyncram_q4u.tdf
.......\..\altsyncram_uou.tdf
.......\..\altsyncram_v8u.tdf
.......\..\clock.asm.qmsg
.......\..\clock.cbx.xml
.......\..\clock.cmp.bpm
.......\..\clock.cmp.cdb
.......\..\clock.cmp.ecobp
.......\..\clock.cmp.hdb
.......\..\clock.cmp.logdb
.......\..\clock.cmp.rdb
.......\..\clock.cmp.tdb
.......\..\clock.cmp0.ddb
.......\..\clock.cmp_bb.cdb
.......\..\clock.cmp_bb.hdb
.......\..\clock.cmp_bb.logdb
.......\..\clock.cmp_bb.rcf
.......\..\clock.db_info
.......\..\clock.dbp
.......\..\clock.eco.cdb
.......\..\clock.eds_overflow
.......\..\clock.fit.qmsg
.......\..\clock.fnsim.hdb
.......\..\clock.fnsim.qmsg
.......\..\clock.hier_info
.......\..\clock.hif
.......\..\clock.map.bpm
.......\..\clock.map.cdb
.......\..\clock.map.ecobp
.......\..\clock.map.hdb
.......\..\clock.map.logdb
.......\..\clock.map.qmsg
.......\..\clock.map_bb.cdb
.......\..\clock.map_bb.hdb
.......\..\clock.map_bb.logdb
.......\..\clock.merge.qmsg
.......\..\clock.pre_map.cdb
.......\..\clock.pre_map.hdb
.......\..\clock.psp
.......\..\clock.pss
.......\..\clock.rtlv.hdb
.......\..\clock.rtlv_sg.cdb
.......\..\clock.rtlv_sg_swap.cdb
.......\..\clock.sgdiff.cdb
.......\..\clock.sgdiff.hdb
.......\..\clock.signalprobe.cdb
.......\..\clock.sim.cvwf
.......\..\clock.sim.hdb
.......\..\clock.sim.qmsg
.......\..\clock.sim.rdb
.......\..\clock.sim_ori.vwf
.......\..\clock.sld_design_entry.sci
.......\..\clock.sld_design_entry_dsc.sci
.......\..\clock.syn_hier_info
.......\..\clock.tan.qmsg
.......\..\clock20.rtl.mif
.......\..\fashengdianlu0.rtl.mif
.......\..\mingjiaomokuai0.rtl.mif
    

CodeBus www.codebus.net