Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: reg_bank Download
 Description: A register bank with the function of output=input when enable is true. Also having a reset function
 Downloaders recently: [More information of uploader cry]
 To Search:
File list (Check if you may need any files): 
 

reg_bank.v
reg_bank_tb.stim

CodeBus www.codebus.net