Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: state Download
 Description: Program of the state machine, vending machine with a simple function verilog hdl
 Downloaders recently: [More information of uploader ]
 To Search:
File list (Check if you may need any files):
state\db\logic_util_heursitic.dat
.....\..\prev_cmp_state.qmsg
.....\..\state.amm.cdb
.....\..\state.asm.qmsg
.....\..\state.asm.rdb
.....\..\state.asm_labs.ddb
.....\..\state.cbx.xml
.....\..\state.cmp.bpm
.....\..\state.cmp.cbp
.....\..\state.cmp.cdb
.....\..\state.cmp.hdb
.....\..\state.cmp.kpt
.....\..\state.cmp.logdb
.....\..\state.cmp.rdb
.....\..\state.cmp_merge.kpt
.....\..\state.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
.....\..\state.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd
.....\..\state.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd
.....\..\state.db_info
.....\..\state.eda.qmsg
.....\..\state.fit.qmsg
.....\..\state.hier_info
.....\..\state.hif
.....\..\state.idb.cdb
.....\..\state.lpc.html
.....\..\state.lpc.rdb
.....\..\state.lpc.txt
.....\..\state.map.bpm
.....\..\state.map.cbp
.....\..\state.map.cdb
.....\..\state.map.hdb
.....\..\state.map.kpt
.....\..\state.map.logdb
.....\..\state.map.qmsg
.....\..\state.map_bb.cdb
.....\..\state.map_bb.hdb
.....\..\state.map_bb.logdb
.....\..\state.pre_map.cdb
.....\..\state.pre_map.hdb
.....\..\state.rtlv.hdb
.....\..\state.rtlv_sg.cdb
.....\..\state.rtlv_sg_swap.cdb
.....\..\state.sgdiff.cdb
.....\..\state.sgdiff.hdb
.....\..\state.sld_design_entry.sci
.....\..\state.sld_design_entry_dsc.sci
.....\..\state.smart_action.txt
.....\..\state.sta.qmsg
.....\..\state.sta.rdb
.....\..\state.sta_cmp.7_slow_1200mv_85c.tdb
.....\..\state.syn_hier_info
.....\..\state.tiscmp.fast_1200mv_0c.ddb
.....\..\state.tiscmp.slow_1200mv_0c.ddb
.....\..\state.tiscmp.slow_1200mv_85c.ddb
.....\..\state.tis_db_list.ddb
.....\..\state.tmw_info
.....\incremental_db\compiled_partitions\state.db_info
.....\..............\...................\state.root_partition.cmp.cdb
.....\..............\...................\state.root_partition.cmp.dfp
.....\..............\...................\state.root_partition.cmp.hdb
.....\..............\...................\state.root_partition.cmp.kpt
.....\..............\...................\state.root_partition.cmp.logdb
.....\..............\...................\state.root_partition.cmp.rcfdb
.....\..............\...................\state.root_partition.cmp.re.rcfdb
.....\..............\...................\state.root_partition.map.cdb
.....\..............\...................\state.root_partition.map.dpi
.....\..............\...................\state.root_partition.map.hdb
.....\..............\...................\state.root_partition.map.kpt
.....\..............\README
.....\simulation\modelsim\state.sft
.....\..........\........\state.vo
.....\..........\........\state_7_1200mv_0c_slow.vo
.....\..........\........\state_7_1200mv_0c_v_slow.sdo
.....\..........\........\state_7_1200mv_85c_slow.vo
.....\..........\........\state_7_1200mv_85c_v_slow.sdo
.....\..........\........\state_min_1200mv_0c_fast.vo
.....\..........\........\state_min_1200mv_0c_v_fast.sdo
.....\..........\........\state_modelsim.xrf
.....\..........\........\state_v.sdo
.....\state.asm.rpt
.....\state.done
.....\state.eda.rpt
.....\state.fit.rpt
.....\state.fit.smsg
.....\state.fit.summary
.....\state.flow.rpt
.....\state.map.rpt
.....\state.map.summary
.....\state.pin
.....\state.qpf
.....\state.qsf
.....\state.sof
.....\state.sta.rpt
.....\state.sta.summary
.....\incremental_db\compiled_partitions
.....\simulation\modelsim
.....\db
.....\incremental_db
.....\simulation
state
    

CodeBus www.codebus.net