Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: DDS sine waveform generator, VHDL language description!
 Downloaders recently: [More information of uploader 吴江波]
 To Search:
File list (Check if you may need any files):
 

第5章\DDFSDemo\cmp_state.ini
.....\........\db\altsyncram_1bc1.tdf
.....\........\..\altsyncram_25p3.tdf
.....\........\..\altsyncram_65p3.tdf
.....\........\..\altsyncram_7ed1.tdf
.....\........\..\altsyncram_8re1.tdf
.....\........\..\altsyncram_9f92.tdf
.....\........\..\altsyncram_9rn1.tdf
.....\........\..\altsyncram_ere1.tdf
.....\........\..\altsyncram_fc92.tdf
.....\........\..\altsyncram_fpe1.tdf
.....\........\..\altsyncram_ieq1.tdf
.....\........\..\altsyncram_pf92.tdf
.....\........\..\altsyncram_qte1.tdf
.....\........\..\altsyncram_r2o1.tdf
.....\........\..\altsyncram_rbg1.tdf
.....\........\..\altsyncram_tee1.tdf
.....\........\..\altsyncram_tme1.tdf
.....\........\..\cntr_0r9.tdf
.....\........\..\cntr_1r9.tdf
.....\........\..\cntr_419.tdf
.....\........\..\cntr_619.tdf
.....\........\..\cntr_7u9.tdf
.....\........\..\cntr_abi.tdf
.....\........\..\cntr_cn8.tdf
.....\........\..\cntr_d1j.tdf
.....\........\..\cntr_e1j.tdf
.....\........\..\cntr_en8.tdf
.....\........\..\cntr_fbi.tdf
.....\........\..\cntr_h29.tdf
.....\........\..\cntr_ibi.tdf
.....\........\..\cntr_jv7.tdf
.....\........\..\cntr_mk7.tdf
.....\........\..\cntr_nk7.tdf
.....\........\..\cntr_po8.tdf
.....\........\..\cntr_tn7.tdf
.....\........\..\cntr_tt7.tdf
.....\........\..\cntr_uti.tdf
.....\........\..\DDFSDemo.asm.qmsg
.....\........\..\DDFSDemo.asm_labs.ddb
.....\........\..\DDFSDemo.cbx.xml
.....\........\..\DDFSDemo.cmp.cdb
.....\........\..\DDFSDemo.cmp.hdb
.....\........\..\DDFSDemo.cmp.logdb
.....\........\..\DDFSDemo.cmp.rdb
.....\........\..\DDFSDemo.cmp.tdb
.....\........\..\DDFSDemo.cmp0.ddb
.....\........\..\DDFSDemo.cmp2.ddb
.....\........\..\DDFSDemo.dbp
.....\........\..\DDFSDemo.db_info
.....\........\..\DDFSDemo.eco.cdb
.....\........\..\DDFSDemo.fit.qmsg
.....\........\..\DDFSDemo.hier_info
.....\........\..\DDFSDemo.hif
.....\........\..\DDFSDemo.map.cdb
.....\........\..\DDFSDemo.map.hdb
.....\........\..\DDFSDemo.map.logdb
.....\........\..\DDFSDemo.map.qmsg
.....\........\..\DDFSDemo.pre_map.cdb
.....\........\..\DDFSDemo.pre_map.hdb
.....\........\..\DDFSDemo.psp
.....\........\..\DDFSDemo.pss
.....\........\..\DDFSDemo.rtlv.hdb
.....\........\..\DDFSDemo.rtlv_sg.cdb
.....\........\..\DDFSDemo.rtlv_sg_swap.cdb
.....\........\..\DDFSDemo.sgdiff.cdb
.....\........\..\DDFSDemo.sgdiff.hdb
.....\........\..\DDFSDemo.signalprobe.cdb
.....\........\..\DDFSDemo.sim.hdb
.....\........\..\DDFSDemo.sim.qmsg
.....\........\..\DDFSDemo.sim.vwf
.....\........\..\DDFSDemo.sld_design_entry.sci
.....\........\..\DDFSDemo.sld_design_entry_dsc.sci
.....\........\..\DDFSDemo.syn_hier_info
.....\........\..\DDFSDemo.tan.qmsg
.....\........\..\DDFSDemo.tis_db_list.ddb
.....\........\..\DDFSDemo_cmp.qrpt
.....\........\..\DDFSDemo_sim.qrpt
.....\........\..\decode_9ie.tdf
.....\........\..\decode_aoi.tdf
.....\........\..\decode_fga.tdf
.....\........\..\decode_rqf.tdf
.....\........\..\mux_aoc.tdf
.....\........\..\mux_eoc.tdf
.....\........\..\mux_vab.tdf
.....\........\..\prev_cmp_DDFSDemo.asm.qmsg
.....\........\..\prev_cmp_DDFSDemo.fit.qmsg
.....\........\..\prev_cmp_DDFSDemo.map.qmsg
.....\........\..\prev_cmp_DDFSDemo.qmsg
.....\........\..\prev_cmp_DDFSDemo.tan.qmsg
.....\........\..\sld_ela_trigger_flow_sel_ut21.tdf
.....\........\..\sld_reserved_DDFSDemo_DDFSDemo_flow_mgr_1f2a.v
.....\........\..\wed.wsf
.....\........\DDFSCore.bsf
.....\........\DDFSCore.vhd
.....\........\DDFSCore.vhd.bak
.....\........\DDFSDemo.asm.rpt
.....\........\DDFSDemo.bdf
.....\........\DDFSDemo.cdf
.....\........\DDFSDemo.done
    

CodeBus www.codebus.net