Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Communication-Mobile Com Port
Title: uart-IP-Core Download
  • Category:
  • Com Port
  • Tags:
  • [PDF]
  • File Size:
  • 315kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • 吴星
 Description: Serial FPGA VHDL IP core can be called directly use
 Downloaders recently: [More information of uploader 吴星]
 To Search:
File list (Check if you may need any files):
 

uart IP Core
............\bench
............\.....\CVS
............\.....\...\Entries
............\.....\...\Repository
............\.....\...\Root
............\.....\verilog
............\.....\.......\CVS
............\.....\.......\...\Entries
............\.....\.......\...\Repository
............\.....\.......\...\Root
............\.....\.......\readme.txt
............\.....\.......\test_cases
............\.....\.......\..........\CVS
............\.....\.......\..........\...\Entries
............\.....\.......\..........\...\Repository
............\.....\.......\..........\...\Root
............\.....\.......\..........\uart_int.v
............\.....\.......\uart_device.v
............\.....\.......\uart_device_utilities.v
............\.....\.......\uart_log.v
............\.....\.......\uart_test.v
............\.....\.......\uart_testbench.v
............\.....\.......\uart_testbench_defines.v
............\.....\.......\uart_testbench_utilities.v
............\.....\.......\uart_wb_utilities.v
............\.....\.......\vapi.log
............\.....\.......\wb_mast.v
............\.....\.......\wb_master_model.v
............\.....\.......\wb_model_defines.v
............\.....\vhdl
............\.....\....\.keepme
............\.....\....\CVS
............\.....\....\...\Entries
............\.....\....\...\Repository
............\.....\....\...\Root
............\CVS
............\...\Entries
............\...\Repository
............\...\Root
............\Doc
............\...\CHANGES.txt
............\...\CVS
............\...\...\Entries
............\...\...\Repository
............\...\...\Root
............\...\src
............\...\...\CVS
............\...\...\...\Entries
............\...\...\...\Repository
............\...\...\...\Root
............\...\...\UART_spec.doc
............\...\UART_spec.pdf
............\fv
............\..\.keepme
............\..\CVS
............\..\...\Entries
............\..\...\Repository
............\..\...\Root
............\lint
............\....\bin
............\....\...\.keepme
............\....\...\CVS
............\....\...\...\Entries
............\....\...\...\Repository
............\....\...\...\Root
............\....\CVS
............\....\...\Entries
............\....\...\Repository
............\....\...\Root
............\....\log
............\....\...\.keepme
............\....\...\CVS
............\....\...\...\Entries
............\....\...\...\Repository
............\....\...\...\Root
............\....\out
............\....\...\.keepme
............\....\...\CVS
............\....\...\...\Entries
............\....\...\...\Repository
............\....\...\...\Root
............\....\run
............\....\...\.keepme
............\....\...\CVS
............\....\...\...\Entries
............\....\...\...\Repository
............\....\...\...\Root
............\rtl
............\...\CVS
............\...\...\Entries
............\...\...\Repository
............\...\...\Root
............\...\verilog
............\...\verilog-backup
............\...\..............\CVS
............\...\..............\...\Entries
............\...\..............\...\Repository
............\...\..............\...\Root
............\...\..............\timescale.v
    

CodeBus www.codebus.net