Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: extension_pack_latest.tar Download
 Description: This project contains files you can use to expand upon the basic IEEE packages you normally use for creating testbenches and RTL code. Automatic count stop/start value generation functions. You enter a time duration and clock frequency and the value is automatically computed. Your choice of binary or LFSR number spaces. LFSR counters created by function call. clock generation procedures type and number conversion functions: synthesizable binary_to_BCD and BCD_to_binary functions synthesizable BCD_to_seven_segment display functions string value to std_logic_vector: "32" -> "0100000" Status
 Downloaders recently: [More information of uploader Louis]
 To Search:
File list (Check if you may need any files):
 

93317432extension_pack_latest.tar
    

CodeBus www.codebus.net