Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Chapter2 Download
 Description: Chapter2 folder: (1) the Quartus II 8.0 software examples to explain: an adder experiment, a complete design engineering documents in Chapter2/adder folder (2) ModelSim SE 6.0 software instance to explain: decimal counter experiment, complete design engineering files in Chapter2/test_counter_10 file folder
 Downloaders recently: [More information of uploader boyzone]
 To Search:
File list (Check if you may need any files):
 

Chapter2
........\adder
........\.....\adder.asm.rpt
........\.....\adder.bdf
........\.....\adder.done
........\.....\adder.fit.rpt
........\.....\adder.fit.smsg
........\.....\adder.fit.summary
........\.....\adder.flow.rpt
........\.....\adder.map.rpt
........\.....\adder.map.summary
........\.....\adder.pin
........\.....\adder.pof
........\.....\adder.qpf
........\.....\adder.qsf
........\.....\adder.qws
........\.....\adder.sim.rpt
........\.....\adder.sof
........\.....\adder.tan.rpt
........\.....\adder.tan.summary
........\.....\db
........\.....\..\adder.asm.qmsg
........\.....\..\adder.asm_labs.ddb
........\.....\..\adder.cbx.xml
........\.....\..\adder.cmp.bpm
........\.....\..\adder.cmp.cdb
........\.....\..\adder.cmp.ecobp
........\.....\..\adder.cmp.hdb
........\.....\..\adder.cmp.logdb
........\.....\..\adder.cmp.rdb
........\.....\..\adder.cmp.tdb
........\.....\..\adder.cmp0.ddb
........\.....\..\adder.db_info
........\.....\..\adder.eco.cdb
........\.....\..\adder.eds_overflow
........\.....\..\adder.fit.qmsg
........\.....\..\adder.fnsim.hdb
........\.....\..\adder.fnsim.qmsg
........\.....\..\adder.hier_info
........\.....\..\adder.hif
........\.....\..\adder.map.bpm
........\.....\..\adder.map.cdb
........\.....\..\adder.map.ecobp
........\.....\..\adder.map.hdb
........\.....\..\adder.map.logdb
........\.....\..\adder.map.qmsg
........\.....\..\adder.map_bb.cdb
........\.....\..\adder.map_bb.hdb
........\.....\..\adder.map_bb.hdbx
........\.....\..\adder.map_bb.logdb
........\.....\..\adder.pre_map.cdb
........\.....\..\adder.pre_map.hdb
........\.....\..\adder.psp
........\.....\..\adder.root_partition.cmp.atm
........\.....\..\adder.root_partition.cmp.dfp
........\.....\..\adder.root_partition.cmp.hdbx
........\.....\..\adder.root_partition.cmp.logdb
........\.....\..\adder.root_partition.cmp.rcf
........\.....\..\adder.root_partition.map.atm
........\.....\..\adder.root_partition.map.hdbx
........\.....\..\adder.root_partition.map.info
........\.....\..\adder.rtlv.hdb
........\.....\..\adder.rtlv_sg.cdb
........\.....\..\adder.rtlv_sg_swap.cdb
........\.....\..\adder.sgdiff.cdb
........\.....\..\adder.sgdiff.hdb
........\.....\..\adder.signalprobe.cdb
........\.....\..\adder.sim.cvwf
........\.....\..\adder.sim.hdb
........\.....\..\adder.sim.qmsg
........\.....\..\adder.sim.rdb
........\.....\..\adder.simfam
........\.....\..\adder.sld_design_entry.sci
........\.....\..\adder.sld_design_entry_dsc.sci
........\.....\..\adder.syn_hier_info
........\.....\..\adder.tan.qmsg
........\.....\..\adder.tis_db_list.ddb
........\.....\..\adder.tmw_info
........\.....\..\prev_cmp_adder.asm.qmsg
........\.....\..\prev_cmp_adder.fit.qmsg
........\.....\..\prev_cmp_adder.map.qmsg
........\.....\..\prev_cmp_adder.qmsg
........\.....\..\prev_cmp_adder.sim.qmsg
........\.....\..\prev_cmp_adder.tan.qmsg
........\.....\..\wed.wsf
........\.....\h_adder
........\.....\.......\adder.vwf
........\.....\.......\db
........\.....\.......\..\h_adder.asm.qmsg
........\.....\.......\..\h_adder.asm_labs.ddb
........\.....\.......\..\h_adder.cbx.xml
........\.....\.......\..\h_adder.cmp.bpm
........\.....\.......\..\h_adder.cmp.cdb
........\.....\.......\..\h_adder.cmp.ecobp
........\.....\.......\..\h_adder.cmp.hdb
........\.....\.......\..\h_adder.cmp.logdb
........\.....\.......\..\h_adder.cmp.rdb
........\.....\.......\..\h_adder.cmp.tdb
........\.....\.......\..\h_adder.cmp0.ddb
........\.....\.......\..\h_adder.db_info
    

CodeBus www.codebus.net