Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: selfRst Download
 Description: Used to generate a self-resetting signal, internal calibration, can ensure that no mistake is reset, the reset time can also be man-made.
 Downloaders recently: [More information of uploader 陈波]
 To Search:
File list (Check if you may need any files): 
 

selfRst.v

CodeBus www.codebus.net