Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fifo_syn Download
 Description: Synchronous FIFO: it can complete data FIFO, when the FIFO full or empty time can you quote us full or empty signal.
 Downloaders recently: [More information of uploader 张明涛]
 To Search:
File list (Check if you may need any files):
 

fifo_syn\fifo_syn.cmd_log
........\fifo_syn.gise
........\fifo_syn.ise
........\fifo_syn.lso
........\fifo_syn.ngc
........\fifo_syn.ngr
........\fifo_syn.prj
........\fifo_syn.stx
........\fifo_syn.syr
........\fifo_syn.v
........\fifo_syn.xise
........\fifo_syn.xst
........\fifo_syn_summary.html
........\.........xdb\tmp\ise\version
........\............\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
........\............\...\...\............\..................\.........\HDProject_StrTbl
........\............\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
........\............\...\...\............\.........\.......\RunOnce_tcl_StrTbl
........\............\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
........\............\...\...\............\................\................\dpm_project_main_StrTbl
........\............\...\...\............\................Gui\CSourceProcessView
........\............\...\...\............\...................\CSourceProcessView_StrTbl
........\............\...\...\............\...................\CViewSelector
........\............\...\...\............\...................\CViewSelector_StrTbl
........\............\...\...\............\...................\File-SynthesisOnly
........\............\...\...\............\...................\File-SynthesisOnly_StrTbl
........\............\...\...\............\...................\Library-SynthesisOnly
........\............\...\...\............\...................\Library-SynthesisOnly_StrTbl
........\............\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG
........\............\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG_StrTbl
........\............\...\...\............\...................\Process-SynthesisOnly-
........\............\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG
........\............\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG_StrTbl
........\............\...\...\............\...................\Process-SynthesisOnly-_StrTbl
........\............\...\...\............\...................\Source-BehavioralSim-AutoCompile
........\............\...\...\............\...................\Source-BehavioralSim-AutoCompile_StrTbl
........\............\...\...\............\...................\Source-SynthesisOnly-AutoCompile
........\............\...\...\............\...................\Source-SynthesisOnly-AutoCompile_StrTbl
........\............\...\...\............\xreport\Gc_RvReportViewer-Current-Module
........\............\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
........\............\...\...\............\.......\Gc_RvReportViewer-Module-Data-fifo_syn
........\............\...\...\............\.......\Gc_RvReportViewer-Module-Data-fifo_syn_StrTbl
........\............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
........\............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
........\............\...\...\..REGISTRY__\Autonym\regkeys
........\............\...\...\............\bitgen\regkeys
........\............\...\...\............\...init\regkeys
........\............\...\...\............\common\regkeys
........\............\...\...\............\.pldfit\regkeys
........\............\...\...\............\dumpngdio\regkeys
........\............\...\...\............\fuse\regkeys
........\............\...\...\............\HierarchicalDesign\HDProject\regkeys
........\............\...\...\............\..................\regkeys
........\............\...\...\............\hprep6\regkeys
........\............\...\...\............\idem\regkeys
........\............\...\...\............\libgen\regkeys
........\............\...\...\............\map\regkeys
........\............\...\...\............\netgen\regkeys
........\............\...\...\............\.gc2edif\regkeys
........\............\...\...\............\...build\regkeys
........\............\...\...\............\

CodeBus www.codebus.net