Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab1 Download
 Description: F: \ the FPGA \ Spartan 3E development board test routines- development board test routines
 Downloaders recently: [More information of uploader zhoujibo]
 To Search:
File list (Check if you may need any files):
 

lab1\Flow_Lab\Flow_Lab.ise
....\........\Flow_Lab.ise_ISE_Backup
....\........\Flow_Lab.ntrc_log
....\........\INT_TEST.V
....\........\isim.log
....\........\.....tmp_save\_1
....\........\kcpsm3.v
....\........\kcpsm3_int_test.v
....\........\kcpsm3_int_test_guide.ncd
....\........\kcpsm3_int_test_map.map
....\........\kcpsm3_int_test_prev_built.ngd
....\........\kcpsm3_int_test_summary.html
....\........\kcpsm3_int_test_summary.xml
....\........\testbench.v
....\........\_xmsgs\fuse.xmsgs
....\........\__ISE_repository_Flow_Lab.ise_.lock
....\........\isim.tmp_save
....\........\_xmsgs
....\Flow_Lab
lab1
    

CodeBus www.codebus.net