Description: Design, simulation and3, or3, dff timing characteristics. Design 138 decoder, simulation timing characteristics. The device selection MAX7128SLC84-7, specify pins arranged in the order of small to large.
To Search:
File list (Check if you may need any files):
vhdl_text1\138.bdf
..........\ex1.bdf
vhdl_text1
Download