Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: m60 Download
 Description: Decimal digital display (hour digital clock (for DE2 development board). ' ' , ' Minutes' , ' seconds' timer from 00 to 23). 2 when manually school, the school points School sec functionality. 3. Timer and alarm clock function, the alarm sounds at the set time. 4. The whole point of time. Starting at 59 minutes and 50 seconds, every 2 seconds issued time bass " beep" signal, five times in a row, the last issued a the treble " tick" signal, this signal the end to reach the whole point. 5, a stopwatch, the lowest 1 seconds, 60 seconds, manually stop manually reset. 6, a countdown display hours, minutes, seconds, set the time.
 Downloaders recently: [More information of uploader dai]
 To Search:
File list (Check if you may need any files):
 

m60\m60.qpf
...\m60.qsf
...\m60.vhd
...\m60.qws
...\m60.map.rpt
...\m60.flow.rpt
...\m60.map.summary
...\m60.pin
...\m60.fit.rpt
...\m60.fit.smsg
...\m60.fit.summary
...\m60.sof
...\m60.pof
...\m60.asm.rpt
...\m60.tan.summary
...\m60.tan.rpt
...\m60.done
...\m60.dpf
...\m60.cdf
...\frequencyD.vhd
...\alarm.vhd
...\choose.vhd
...\clock.vhd
...\dao.vhd
...\jiao.vhd
...\number.vhd
...\s.vhd
...\sopc_builder_debug_log.txt
...\db\m60.db_info
...\..\m60.cbx.xml
...\..\m60.hif
...\..\m60.hier_info
...\..\m60.psp
...\..\m60.dbp
...\..\m60.syn_hier_info
...\..\m60.cmp.kpt
...\..\m60.tan.qmsg
...\..\m60.eco.cdb
...\..\m60.map.qmsg
...\..\m60.rtlv_sg.cdb
...\..\m60.rtlv.hdb
...\..\m60.rtlv_sg_swap.cdb
...\..\m60.pre_map.hdb
...\..\m60.pre_map.cdb
...\..\m60.map.logdb
...\..\m60.sgdiff.cdb
...\..\m60.sgdiff.hdb
...\..\m60.sld_design_entry_dsc.sci
...\..\m60.map.cdb
...\..\m60.map.hdb
...\..\m60.fit.qmsg
...\..\m60.cmp.logdb
...\..\m60.cmp0.ddb
...\..\m60.cmp.cdb
...\..\m60.cmp.hdb
...\..\m60.cmp.rdb
...\..\m60.sld_design_entry.sci
...\.sopc_builder\install.ptf
...\db
...\.sopc_builder
m60
    

CodeBus www.codebus.net