Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: count60 Download
 Description: Based on the the the de2 board digital timer, the use of verilog hdl language. Good newbie tutorial
 Downloaders recently: [More information of uploader 陈泓]
 To Search:
File list (Check if you may need any files):
 

count60\count60.asm.rpt
.......\count60.done
.......\count60.fit.rpt
.......\count60.fit.smsg
.......\count60.fit.summary
.......\count60.flow.rpt
.......\count60.map.rpt
.......\count60.map.summary
.......\count60.merge.rpt
.......\count60.pin
.......\count60.pof
.......\count60.qpf
.......\count60.qsf
.......\count60.qws
.......\count60.sim.rpt
.......\count60.sof
.......\count60.tan.rpt
.......\count60.tan.summary
.......\count60.v
.......\count60.vwf
.......\db\count60.asm.qmsg
.......\..\count60.cbx.xml
.......\..\count60.cmp.bpm
.......\..\count60.cmp.cdb
.......\..\count60.cmp.ecobp
.......\..\count60.cmp.hdb
.......\..\count60.cmp.logdb
.......\..\count60.cmp.rdb
.......\..\count60.cmp.tdb
.......\..\count60.cmp0.ddb
.......\..\count60.cmp_bb.cdb
.......\..\count60.cmp_bb.hdb
.......\..\count60.cmp_bb.logdb
.......\..\count60.cmp_bb.rcf
.......\..\count60.dbp
.......\..\count60.db_info
.......\..\count60.eco.cdb
.......\..\count60.eds_overflow
.......\..\count60.fit.qmsg
.......\..\count60.hier_info
.......\..\count60.hif
.......\..\count60.map.bpm
.......\..\count60.map.cdb
.......\..\count60.map.ecobp
.......\..\count60.map.hdb
.......\..\count60.map.logdb
.......\..\count60.map.qmsg
.......\..\count60.map_bb.cdb
.......\..\count60.map_bb.hdb
.......\..\count60.map_bb.logdb
.......\..\count60.merge.qmsg
.......\..\count60.pre_map.cdb
.......\..\count60.pre_map.hdb
.......\..\count60.psp
.......\..\count60.pss
.......\..\count60.rtlv.hdb
.......\..\count60.rtlv_sg.cdb
.......\..\count60.rtlv_sg_swap.cdb
.......\..\count60.sgdiff.cdb
.......\..\count60.sgdiff.hdb
.......\..\count60.signalprobe.cdb
.......\..\count60.sim.cvwf
.......\..\count60.sim.hdb
.......\..\count60.sim.qmsg
.......\..\count60.sim.rdb
.......\..\count60.sld_design_entry.sci
.......\..\count60.sld_design_entry_dsc.sci
.......\..\count60.syn_hier_info
.......\..\count60.tan.qmsg
.......\..\wed.wsf
.......\db
count60
    

CodeBus www.codebus.net